Timing-aware routing in the RapidWright framework

Leo Liu  
School of Electrical and Computer Engineering  
University of Waterloo  
Ontario, Canada  
1276liu@uwaterloo.ca

Nachiket Kapre  
School of Electrical and Computer Engineering  
University of Waterloo  
Ontario, Canada  
nachiket@uwaterloo.ca

Abstract—We can extract approximate, fine-grained timing information of routing resources of Xilinx FPGAs using the RapidWright open-source framework. The absence of timing information makes it difficult to implement timing-aware FPGA CAD tools using RapidWright. It is impractical to invoke Vivado's timing analysis engine for each choice within an optimization loop of your custom CAD algorithm as that would slow down execution by orders of magnitude. We route a set of one-time calibration tests on the FPGA using Vivado to extract path delays, and setup a system of linear equations based on the unknown delays associated with each routing resource used in the calibration route. We run this calibration for an interconnect tile but generalize the result to the entire FPGA due to device symmetry. We then solve these equations using least squares approximation as the resulting system is low-rank. This is due to the routing restrictions imposed by the FPGA fabric for legality of the connection and correctness of Vivado's timing analysis. We are able to learn an approximate timing model for RapidWright that is within 1% error (0.01 ns) of Vivado timing analysis by running ≈30 calibration runs and needing under 60 seconds of Vivado timing analysis. We demonstrate this technique on Xilinx XC7K115 FPGA (-3, -2, and -1 speed grades). The open-source RapidRoute custom router previously lost to Vivado by as much as 0.3–0.4 ns on timing slack when using a crude timing model. With our timing model enhancements, we allow RapidRoute to close the slack gap with Vivado and even outperform Vivado marginally on occasion. Our timing model generation is lightweight and can be discovered for each FPGA device instead of bundling memory-hungry timing libraries with RapidWright.

I. INTRODUCTION

FPGA development has long been plagued by slow CAD runtimes and tedious low-level Register-Transfer Level (RTL) design. This development barrier has hurt FPGA adoption and prevented high-level software programmers from considering these devices for broader use. FPGAs provide a compelling combination of performance and power efficiency for those trained to exploit this potential. High-Level synthesis [2] tools have addressed the development challenge somewhat by making it possible to program in higher levels of abstraction in C/C++ programming languages. However, these languages are not the right abstractions for communicating parallel intent and do nothing to address the long development cycles associated with FPGA CAD.

The RapidWright framework [9] is an important step that can tackle both challenges in one go. First, it provides a Java-based high-level programming environment for accessing and traversing low-level FPGA hardware resources. Second, it makes it possible to generate datapaths directly by composing these hardware resources in a generative manner without the need for time consuming FPGA CAD. The programmer is now in control of design description, as well as placement and routing of the design. For repetitive designs with reusable layouts, or custom FPGA CAD tools, RapidWright provides a scalable design flow that is flexible, avoids the need for RTL design capture, while also eliminating the wait times of the slow FPGA CAD tools.

While this is promising, RapidWright has one key weakness— the absence of timing knowledge of FPGA resources. When building layouts, RapidWright provides a mechanism for navigating the connectivity structure of a modern FPGA device but does not carry any information, fine-grained or otherwise, of individual resource delays. One has to invoke the timing analysis engines in Vivado for a given netlist to evaluate timing properties of the design. This still does not provide the capacity of break down individual resource delays. The absence of timing information creates two main challenges:

- It makes it intractable to create timing-aware CAD tools. In such tools, we must use timing information to make informed implementation choices. Performing Vivado timing analysis in the inner loop of such tools is infeasible and will results in orders of magnitude slowdown in runtime, defeating the purpose of the lightweight RapidWright framework.
- If we ignore timing information entirely, delay minimization must use assumptions that may contradict resource delays. A short path that minimizes geometric hop count need not be the actual shortest path. The use of crude delay estimates in RapidRoute [11], a custom router built with RapidWright, was shown to result in 0.3–0.4 ns error in predicting the timing delays of paths.

Adding a timing database to RapidWright in a manner similar to Vivado would be exorbitantly expensive in terms of memory footprint. Each FPGA family, size, and speed grade requires a unique timing model that would be challenging to ship with RapidWright from a legal as well as technical perspective. Can we identify timing properties of resources without bloating RapidWright? In this paper, we show how to cheaply extract timing information of FPGA interconnect
resources of each device and enrich RapidWright with a timing model for routing. This is achieved through a one-time device characterization phase where a set of valid calibration routes are implemented on that FPGA device. These routes are exported to DCP (Design Checkpoint) for timing analysis via Vivado. We then build a system of linear equations based on the number of interconnect resources of each type organized within the FPGA fabric. The number of equations will be the number of calibration runs performed. The RHS (right hand side) of this set of equations is the delay vector built on the results of Vivado timing analysis. As the routing fabric imposes restrictions on connectivity the resulting system of equations has low rank. We use a Least Squares Approximation technique to solve this system of equations and identify path delays to within a 1% margin of error.

The key contributions of this work include:

- The design of an offline characterization tool to generate calibration paths and to extract timing delays of FPGA interconnect resources using RapidWright. Identification of the set of calibration paths necessary to extract sufficient timing visibility into the device. Offline characterization of the UltraScale+ KCU115 devices takes \( \approx 60 \) s for 30 runs.
- The evaluation of accuracy of timing analysis of point-to-point interconnect paths using our enhancements to RapidWright and comparison against timing analysis engine in Vivado. Our models are able to predict path delays that are within 1% of Vivado’s prediction and less than 0.01 ns error. We also explore accuracy-model fidelity tradeoffs to potentially reduce calibration cost.
- Adaptation of the open-source RapidRoute custom router built using RapidWright to take advantage of this approximate timing knowledge. For bussed communication networks like rings, torii, and meshes, the timing-enhanced router is indistinguishable from Vivado and can even out-perform it marginally on occasion.

II. BACKGROUND

A. RapidWright

As discussed earlier, RapidWright presents a different approach for implementing computations on FPGAs by exposing the low-level details of the FPGA architecture fabric directly to the developer. This may seem counter-intuitive to the goal of raising the abstraction of FPGA programming, but it targets custom “overlay” developers and custom “CAD tool” builders rather than software programmers directly. It follows the footsteps of and inherits the legacy of similar tools in the past like Xilinx XDL [1], ReCoBus-Builder [8], RapidSmith [10].

Overlays provide a coarser-grained view of hardware resources as a collection of custom ALUs, Memory (SRAM) blocks, and can be programmed with a custom set of instructions. These instructions are higher-level, word-oriented operations than low-level bit-oriented configuration of LUT contents and routing paths. FPGA experts can develop these overlays with software programmers in mind who understand traditional CPU blocks like ALUs, Memories, and Instruction Sets (ISAs). Overlays can be customized per application by expert FPGA programmers and programmed by software developers using custom Overlay-specific ISAs. The overlays themselves can be fully optimized to exploit the features of the underlying FPGA fabric in a manner automated tools, or naive software programmers attempting RTL design cannot hope to match. The overlays can then be “relocated” and “tiled” across the FPGA fabric to exploit regularity and provide an easy pathway to scaling performance at the cost of resources. RapidWright has been used to demonstrate the generation of arrays of Picoblaze processors with Linkblaze [12] interconnect.

Custom CAD tools serve to overcome the limitations of conventional FPGA CAD tools like Xilinx Vivado. Vivado is a monolithic, industry-class, software program with broad set of features to support a wide variety of customer RTL design requirements. This makes it bloaty, sluggish, memory-intensive, and sometimes with bugs that make it difficult to exploit specific features advertised in datasheets. Custom CAD tools can be developed if a convenient representation of the underlying physical FPGA fabric is available. RapidWright-based CAD tools such as SAT Routing for inter-SLR (Super Logic Region) crossing [4], RapidRoute [11] show the benefit of providing device resource visibility for the development of routers. Post-implementation debug insertion [7] is another popular target for such custom tooling.

B. Routing

For arbitrary circuits implemented on FPGAs, routing algorithms such as Pathfinder [13] are vital to deliver a timing- and congestion-aware mapping solution. Pathfinder operates in an iterative manner by allowing routes to compete for resources and incrementally develop a picture of congestion in the FPGA interconnect network. This allows the routes to negotiate their way to the resources they need to meet timing and area constraints of the developer. For inter-SLR routing [4], or for regular layouts [11], we have additional design constraints that could be exploited effectively to create custom routing solutions. This is possible as placement of the communication objects have specific constraints depending on the application. For instance inter-SLR crossings impose placement requirements on the usage of Laguna tiles. For overlay designs, there is an abundance of symmetry in the physical layout of the design. For these cases, the inbuilt Vivado router can be too slow to deliver the required solution which is a must for fast overlay generation, or even fail to meet timing requirements due to the odd nature of inter-SLR communication. However, RapidWright currently does not expose an interface to extract fine-grained resource delays that would be necessary for timing-aware routing. While tempting, it would be tricky to add Vivado’s timing databases directly into RapidWright. These databases hold detailed timing information for each device, speed grade, family combinations that would quickly bloat the RapidWright distribution.
A. Cost of ignorance

RapidWright ships with an in-built router for constructing overlays. It is not an industry-strength router and it does not produce high quality results. RapidRoute [11] is a custom open-source router built on top of RapidWright for connecting bussed networks on FPGAs. It is no surprise that it also lacks a sophisticated timing model to drive the routing algorithm but offers an improved QoR (quality of result) and significantly faster runtime. In both routers, this timing obliviousness forces the tools to aim for minimization of hops along the route. As each hop is not made equal, the resulting route is not the true slowest route on the FPGA. For example, let us route a 1-bit net from X48Y20 to X48Y23 (2 tiles away) on a Xilinx UltraScale+ XCKU115 -3 speed grade part. When Vivado routes this net, the path takes 0.795 ns of delay but RapidRoute takes 0.958 ns. Both paths take the same number of interconnect hops as shown in Table I, but end up selecting slightly different resources. If you look closely, even the resource types are mostly identical.

B. Building a Timing Model

It is possible to develop an approximate timing model by routing a set of calibration paths on the FPGA, recording their delay as reported by Vivado’s timing analysis engine, and then solving a system of equations constructed from this experiment. RapidRoute [11] does a simplistic version of this calibration by restricting the unknowns to wire delays. The system of equations is constructed from recording the delays of a number of calibration paths on the FPGA. This helps it outperform RapidWright’s internal router, but it still loses to Vivado by a non-trivial 0.3–0.4 ns. Each path that is routed on the device will take a specific sequence of interconnect resources. Our goal is to identify delays of each
resource, so we can predict delays of paths that use these resources in different combinations than our calibration set.

For example, in Figure 2, we show a physical graph representation of the interconnect resources for a small portion of the switchbox. For our example, we route a set of five connections between LOGIC_OUTS_E19 (source) and BYPASS_E15 (sink). These paths take different routes through the fabric and allow us to setup a system of linear equations as shown in Figure 3. Each resource delay is considered as an unknown and we mark the number of times a resource is used in the matrix location corresponding to that resource. For this example, we have 21 unknowns and 5 equations so the system is low rank. We use Least Squares Approximation to solve for the unknowns. Typically, if a chunk of resources are always used in conjunction, their delay sums are effectively a bundled unknown for our linear system. In general, when we apply this approach across the larger FPGA switchbox architecture, we still end up with low rank matrices due to the connectivity restrictions on what constitutes a legal route. This means that our delays obtained by solving the linear system will be an approximation with some error rather than exact delay. We use Vivado 2018.2 for our timing analysis and routing experiments. We use RapidWright v2018.2.5 to generate DCPs for calibration experiments. For our calibration DCPs, we ensure that Vivado accepts our DCP as a legal design without any antennas or disconnected segments; we discovered this painfully as Vivado timing analysis would deliver unpredictable results for such illegal DCPs. We solve our linear system using Least Squares Approximation technique with the Python numpy package to obtain our timing model after calibration. To evaluate the effectiveness of our calibration, we partition the calibration data into training and testing sets with 30% of our runs set aside for testing. This allows us to check against overfitting. We repeat our calibration experiments on the XCKU115 FPGA with speed grade -3, -2, and -1. We integrate our timing model with RapidRoute [11] and evaluate the effectiveness on routing structures such as rings, torii, and meshes than span the chip.

Fig. 2: Routing resource graph representation of small portion of Xilinx interconnect. Investigating paths between LOGIC_OUTS_E19 to BYPASS_E15. You will notice that most of the interconnect resources that show up in Table I are visible on this resource graph.

Fig. 3: Linear system constructed for the five paths routed in Figure 2. The RHS of the system is delay reported by Vivado timing analysis. Paths are generated as DCPs via RapidWright.

later in Section IV we recover sufficient information to be able to close the quality gap with Vivado’s timing-aware routing.

C. Linear System Setup

Xilinx switchboxes consist of many programmable PIP resources, and it is not always possible to construct combinations that isolate each of them individually. Hence, we construct a set of calibration routes that cover many combinations of resources. To reduce the number of unknown delays and keep the size of the calibration set reasonable, we apply some simplifying approximations. We study the Xilinx interconnect fabric to identify a set of resource “types”. These types are assumed to have a common delay. A Xilinx switchbox is a collection of many such resource “types” with several instances of each type connected in a certain manner. For our application, we identify the following “types”: BOUNCE, BYPASS, INODE, and IMUX. We also identify wire segment types: NN1, NN2, NN4, NN12 for North-bound wiring. We also wiring in the other three directions South, West, and East. In addition, each resource has XY label, \{E,W,S,N\} direction classification and an identifier number for each instance of that resource within an INT tile. Finally, due to FPGA symmetry, in most instances, we are able to reuse the delay information generated by solving for one interconnect tile in other locations on the chip. Certain irregularities like IO columns do interfere with this simplification, but that is very rare.

IV. Evaluation

We use Vivado 2018.2 for our timing analysis and routing experiments. We use RapidWright v2018.2.5 to generate DCPs for calibration experiments. For our calibration DCPs, we ensure that Vivado accepts our DCP as a legal design without any antennas or disconnected segments; we discovered this painfully as Vivado timing analysis would deliver unpredictable results for such illegal DCPs. We solve our linear system using Least Squares Approximation technique with the Python numpy package to obtain our timing model after calibration. To evaluate the effectiveness of our calibration, we partition the calibration data into training and testing sets with 30% of our runs set aside for testing. This allows us to check against overfitting. We repeat our calibration experiments on the XCKU115 FPGA with speed grade -3, -2, and -1. We integrate our timing model with RapidRoute [11] and evaluate the effectiveness on routing structures such as rings, torii, and meshes than span the chip.
A. Calibration

To build the timing model we must first run an offline one-time calibration round per FPGA device. A calibration round consists of a set of timing experiments. Each timing experiment involves routing a point-to-point net (FF→FF) that traverses the global interconnect in a manner that aims to cover a diverse set of PIP types. Due to the nature of FPGA connectivity, it is highly unlikely that we can guarantee full coverage of all PIP combinations. But we observe that we are able to characterize most PIP types in the device in under ≈30 calibration runs. We generate a set of DCPs for a set of nets and invoke Vivado timing analysis on each DCP (net). This data is fed into our model building least square approximation routine to compute timing delays of PIPs. Armed with this timing delay, we then compare the timing predicted by our model with that of Vivado’s timing analysis engine. In Figure 4, we show the effect of increasing our calibration set size on prediction accuracy of our timing model. After around 30 runs, the calibration error drops to 0.01 ns (<1%). While not identical to Vivado due to limited coverage of the routing network, this is adequate for implementing a timing-aware router as we will demonstrate in Section IV-C. In Figure 5, we report the total Vivado timing analysis time required to evaluate timing of the point-to-point nets in our calibration set. The linear least squares approximation on this data takes negligible time and runtime is dominated by invoking Vivado timing analysis engine. For 30 calibration runs, we need around 100 s of sequential runtime on an Intel Xeon CPU E5-1630. This calibration is a one-time task for a particular FPGA device and once the model is built it can be reused freely. The model is lightweight in memory footprint as well associating a simple floating-point delay quantity with each of 50 or so wire and PIP parameters. Due to symmetry we can reuse these values almost all across the chip (except some cases with interference from IO columns).

B. Wire and PIP Delays

The primary objective of our work is to extract the fine-grained timing information of interconnect resources such as wires and PIPs. After calibration runs, we run least squares approximation on the data to solve for the unknown resource delays. We show the trends for these resources when considering KCU115 FPGA with speed grades of -1, -2, and -3. We see several interesting trends:

- Speed grade −3 is faster than −2 which in turn is faster than −1 grade device as expected.
- When inspecting wire delay trends (NN, SS, EE, or WW resources) in Figure 6 for xcku115, we observe the longer resources take longer delay as they travel further along the die. For instance, for speed grade -1 of xcku115, the one-hop NN1 wire takes 18.4 ps per hop while a four-hop NN4 wire needs 59.1 ps per hop. Thus, a router can choose NN4 instead of taking 4×18.4 ps=73.6 ps route. The 12-hop wire NN12 is surprisingly faster at 46.9 ps than even an NN4.
- For xcku115, the most expensive individual PIP delays belong to LOGIC_OUTS (94.4 ps), BOUNCE (79.9 ps), INODE (79.6 ps). They happen to be larger than wire delays and only approaching delays of the 5-hop wires.

C. Integrating with Custom Router

Finally, we investigate the effect of integrating this approximate timing model to perform customized routing in RapidRoute [11]. RapidRoute is an open-source custom router that generates communication structures for overlays from the ground up for bussed networks like rings, torii, and meshes. It exploits symmetry in the connectivity requirements to generate routed DCPs in 8× less CPU time and 1000× less memory footprint compared to Vivado. However, it operates on a crude timing model and loses to Vivado in terms of timing slack by as much as 0.3–0.4 ns. We run Vivado with MoreGlobalIterations mode to optimize circuit timing and provide a tough baseline to beat.
As we see in Figure 7, RapidRoute enhanced with our approximate timing model is practically indistinguishable from Vivado’s MoreGlobalIterations high-performance mode. Timing-oblivious RapidRoute loses to Vivado by as much as 0.3–0.4 ns.

V. RELATED WORK

While our work aims to integrate timing knowledge into RapidWright, there is some prior art for doing a similar task in the field of variation-aware FPGA CAD on a component-specific basis.

In GROK-INT [5] and GROK-LAB [6], the authors aim to extract delays of interconnect and logic blocks inside each FPGA chip. The goal is to quantify the impact of device variation on delay. With a detailed delay map per device, a variation-aware CAD tool can take advantage of timing knowledge to generate a device-specific bitstream. We solve a different problem – extracting timing information from Vivado through RapidWright. Our work is done purely in software through a small set of calibration experiments with Vivado. We are also able to extract precise information of the interconnect resources and use that to solve a system of equations to get fine-grained timing information. The GROK-INT and GROK-LAB work have to abstract a series of connected resources into DUKs (Discrete Units of Knowledge). This limits the granularity of timing information but is adequate for device specific CAD. We are not constrained in that manner as RapidWright makes precise path breakdown available to the user. There are some limits on how interconnect resources can be chained to create legal timing paths, but this has been sufficient for our work.

VI. CONCLUSIONS

In this paper we show how to build an approximate timing model for interconnect resources within the Xilinx RapidWright framework. We do this by running Vivado timing analysis on a small set of calibration routes that aim to cover a diverse set of interconnect resources within an interconnect tile to connect nets. We then setup a linear system of equations that is low rank and is solved using least squares approximation. This is necessary as the routing rules make it challenging to generate enough path diversity for a full rank system of equations. We achieve <1% error (0.01 ns) in our timing predictions for FPGA nets after 30 calibration runs and under 60 seconds of Vivado timing analysis. Our timing model for the interconnect tile can be generalized across the FPGA due to device symmetry. Our approach also extends to FPGAs with different speed grades as well as device families. With our approximate timing model, we are able to enhance the open-source RapidRoute tool to close the timing gap with Vivado almost entirely and even surpass Vivado’s slack in certain cases. With our tool, you can add timing awareness to RapidWright without the need to bloat it with memory-hungry detailed timing databases.

Acknowledgements: We would like to thank Dr. Chris Lavin and Dr. Alireza Kaviani at Xilinx Research for assisting us in the development of this project.

Source Code: https://git.uwaterloo.ca/watcag-public/RapidRoute-TimExt
https://git.uwaterloo.ca/watcag-public/RapidRoute
REFERENCES


